|
|
|
@ -48,7 +48,7 @@ void fill_dci_common(const slot_ue& ue, const bwp_params& bwp_cfg, DciDlOrUl& dc
|
|
|
|
|
bool fill_dci_rar(prb_interval interv, uint16_t ra_rnti, const bwp_params& bwp_cfg, srsran_dci_dl_nr_t& dci)
|
|
|
|
|
{
|
|
|
|
|
dci.mcs = 5;
|
|
|
|
|
dci.ctx.format = srsran_dci_format_nr_rar;
|
|
|
|
|
dci.ctx.format = srsran_dci_format_nr_1_0;
|
|
|
|
|
dci.ctx.ss_type = srsran_search_space_type_rar;
|
|
|
|
|
dci.ctx.rnti_type = srsran_rnti_type_ra;
|
|
|
|
|
dci.ctx.rnti = ra_rnti;
|
|
|
|
@ -61,6 +61,7 @@ bool fill_dci_rar(prb_interval interv, uint16_t ra_rnti, const bwp_params& bwp_c
|
|
|
|
|
|
|
|
|
|
bool fill_dci_msg3(const slot_ue& ue, const bwp_params& bwp_cfg, srsran_dci_ul_nr_t& msg3_dci)
|
|
|
|
|
{
|
|
|
|
|
fill_dci_common(ue, bwp_cfg, msg3_dci);
|
|
|
|
|
msg3_dci.ctx.coreset_id = ue.cfg->phy().pdcch.ra_search_space.coreset_id;
|
|
|
|
|
msg3_dci.ctx.rnti_type = srsran_rnti_type_tc;
|
|
|
|
|
msg3_dci.ctx.rnti = ue.rnti;
|
|
|
|
@ -70,7 +71,6 @@ bool fill_dci_msg3(const slot_ue& ue, const bwp_params& bwp_cfg, srsran_dci_ul_n
|
|
|
|
|
} else {
|
|
|
|
|
msg3_dci.ctx.format = srsran_dci_format_nr_0_0;
|
|
|
|
|
}
|
|
|
|
|
fill_dci_common(ue, bwp_cfg, msg3_dci);
|
|
|
|
|
|
|
|
|
|
return true;
|
|
|
|
|
}
|
|
|
|
|