5g-team
/
srsRAN_4G
mirror of https://github.com/pvnis/srsRAN_4G.git
2
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity
7,424 Commits
2 Branches
0 Tags
243 MiB
fix-cqi
master
Branches Tags
${ item.name }
Create tag ${ searchTerm }
Create branch ${ searchTerm }
from '7b588eafec'
${ noResults }
Commit Graph

57 Commits (7b588eafecbd546b531108d33a8896c9d9a4c43d)

Author SHA1 Message Date
Xavier Arteaga d9805f7ba7 Added AVX512 LDPC 4 years ago
faluco 9d15a44c73
Port lib/phy to srslog (#2298) 
* - Ported the channel class to srslog.
- Removed all newlines of log messages in lib/phy.

* Remove more newlines that use the C debug macros.
 4 years ago
Xavier Arteaga 4b6849b775 Polar: Add more information to ERROR traces 4 years ago
Xavier Arteaga 573ff24a47 Fix CRC for more sizes 4 years ago
Xavier Arteaga 2f2114f377 Fix typo 4 years ago
Xavier Arteaga ae3c5ec7d0 Moved all block code (32, O/K) to FEC block 
Fix missing header

Fix missing header
 4 years ago
Xavier Arteaga 2e59f6a568 Applied LDPC fixes and minor aestheic modifications 4 years ago
Xavier Arteaga 99ca2d2f14 Add polar interleaver 4 years ago
Xavier Arteaga 3662210842 Fix external softbuffer inclusion 4 years ago
Xavier Arteaga 53f6ac118e Initial PDCCH encode/decode 4 years ago
Xavier Arteaga a908fb6c5b Fix NR srsue/srsenb. Initial PHY NR in SRSENB. 4 years ago
Xavier Arteaga 12c076bf96 updated copyright headers 4 years ago
Xavier Arteaga 24297f973c Removed CTTC from file headers 4 years ago
Xavier Arteaga bde1fa703d Added Polar RM and removed vectors with malloc from FEC NR 4 years ago
Andre Puschmann 07d2bc4fe8 change license header to agnostic version with hint to root LICENSE file 4 years ago
Jesus Gomez 6defd2658c Solve Issue 2: Rate matching zeroes output data prior to soft-combine 4 years ago
Xavier Arteaga 3060972514 Removed redundant softbuffer dependency 4 years ago
Xavier Arteaga d27f0819a8 Fix DL-SCH for NR 4 years ago
Xavier Arteaga 794d1b5c4b Added LDPC decoder RM interface 4 years ago
Xavier Arteaga 27a3e87fb7 Initial DL-SCH encoding 4 years ago
Xavier Arteaga 766a43225d 5G FEC extension 4 years ago
Xavier Arteaga 30037d9223 Added guru softbuffer interface 4 years ago
Xavier Arteaga 8e8889032e Changed CRC input vector to constant 4 years ago
Xavier Arteaga cf55eb4c4f Improved comments 4 years ago
Xavier Arteaga e8f94c40b8 Added LDPC codeblock segmentation 4 years ago
Xavier Arteaga 0439161de6 Removed modulation enum from LDPC RM 4 years ago
Xavier Arteaga 0c2f96d389 Fix 5G NR FEC memcheck 4 years ago
Xavier Arteaga 2c4aa1e379 Added Polar and LDPC forward error correction 4 years ago
Xavier Arteaga f21590735d refactored FEC directories 4 years ago
Xavier Arteaga 7093a85f81 Refactored FEC directories 4 years ago
Xavier Arteaga 2bca321d4d Fix NEON 16 bit turbodecoder 5 years ago
Xavier Arteaga dc6128617b Fix SSE 16 bit turbodecoder 5 years ago
Xavier Arteaga e832769ae6 Updated copyright 5 years ago
Pedro Alvarez c5979f59eb Clang format UE, eNB and lib (#850) 
* Clang-formated UE, eNB and lib.
* Fixed compiling errors from clang-format.
* Fix linking issues introduced by clang-format
* Fix poor formating in initializing arrays of arrays.
* Fix mistake in conflict resolution on rm_turbo.c
* Re-apply clang format to gtpc_ies.h
 5 years ago
Andre Puschmann e0bd7f156d replace remaining warning macros with pragma message 6 years ago
Ismael Gomez efe74e765b Fix coverty non-inititalized variables in tdec 6 years ago
Andre Puschmann 4b01a2e4a0 update copyright notice 6 years ago
Ismael Gomez 7780b1aba5 add tdd/ca support 6 years ago
Ismael Gomez a8a0c3ebe7 Fixed compilation in zynq 6 years ago
yagoda 3762738bc1 adding windowed neon turbodecoder (can be further optimized) 6 years ago
Ismael Gomez 0294923e2b Merge branch 'next' of github.com:softwareradiosystems/srsLTE into next 6 years ago
Xavier Arteaga a9fcd64b1f Fixes #259: Turbodecoder AVX2 instructions under LV_HAVE_AVX (instead of LV_HAVE_AVX2) 6 years ago
Ismael Gomez 826fbccf11 Fixed memory leaks in new decoder 6 years ago
Ismael Gomez bc9d342959
New optimization on the PHY for both UE and eNodeB (#251) 
* New parallel Turbodecoder implementation in SSE/AVX 16-bit and 8-bit

* Optimised UL Interleaver

* Include TB CRC calculation in FEC encoder

* New threading priorities
 6 years ago
Xavier Arteaga a21db86a78 SCH Codeblock CRC is computed at same time than parity 0 7 years ago
David Rupprecht 9d71bec7b6 Unified include guards 7 years ago
Xavier Arteaga 2a69211f32 SCH does not terminate all codeblocks if one fail. Also, SCH does not decode blocks with CRC=OK 7 years ago
yagoda d749ee66f4 introducing 16 bit viterbi support 7 years ago
Xavier Arteaga 15e75b2c65 Created Bit interleaver object and SSE optimised interleaver 7 years ago
Ismael Gomez db17c67194 Fixed bug in SSE turbo decoder 7 years ago