5g-team
/
srsRAN_4G
mirror of https://github.com/pvnis/srsRAN_4G.git
2
0
Fork 0
Code Issues Packages Projects Releases Wiki Activity

minor changes

Browse Source
master
Xavier Arteaga 5 years ago committed by Xavier Arteaga
parent d76c77c188
commit fa776b1243
1 changed files with 44 additions and 43 deletions
Show Stats Download Patch File Download Diff File

17
lib/src/phy/common/sequence.c
Unescape Escape View File

@ -26,7 +26,6 @@
#ifdef LV_HAVE_SSE #ifdef LV_HAVE_SSE
#include <immintrin.h> #include <immintrin.h>
#include <srslte/phy/common/sequence.h>
#endif /* LV_HAVE_SSE */ #endif /* LV_HAVE_SSE */
/** /**
@ -129,8 +128,8 @@ static inline uint32_t sequence_gen_LTE_pr_memless_step_x2(uint32_t state)
} }
/** /**
* Static precomputed array x1 and x2 * Static precomputed x1 and x2 states after Nc shifts
* ---------------------------------- * -------------------------------------------------------
* *
* The pre-computation of the Pseudo-Random sequences is based in their linearity properties. * The pre-computation of the Pseudo-Random sequences is based in their linearity properties.
* *
@ -148,7 +147,7 @@ static uint32_t sequence_x1_init = 0;
static uint32_t sequence_x2_init[SEQUENCE_SEED_LEN] = {}; static uint32_t sequence_x2_init[SEQUENCE_SEED_LEN] = {};
/** /**
* C constructor, pre-computes X1 and X2 initial states and sequences * C constructor, pre-computes X1 and X2 initial states
*/ */
__attribute__((constructor)) __attribute__((unused)) static void srslte_lte_pr_pregen() __attribute__((constructor)) __attribute__((unused)) static void srslte_lte_pr_pregen()
{ {
@ -169,7 +168,7 @@ __attribute__((constructor)) __attribute__((unused)) static void srslte_lte_pr_p
} }
} }
static void sequence_gen_LTE_pr_memless(uint8_t* pr, uint32_t len, uint32_t seed) static void sequence_gen_LTE_pr(uint8_t* pr, uint32_t len, uint32_t seed)
{ {
int n = 0; int n = 0;
uint32_t x1 = sequence_x1_init; // X1 initial state is fix uint32_t x1 = sequence_x1_init; // X1 initial state is fix
@ -183,7 +182,7 @@ static void sequence_gen_LTE_pr_memless(uint8_t* pr, uint32_t len, uint32_t seed
} }
// Parallel stage // Parallel stage
if (len > SEQUENCE_PAR_BITS) { if (len >= SEQUENCE_PAR_BITS) {
for (; n < len - (SEQUENCE_PAR_BITS - 1); n += SEQUENCE_PAR_BITS) { for (; n < len - (SEQUENCE_PAR_BITS - 1); n += SEQUENCE_PAR_BITS) {
// XOR x1 and x2 // XOR x1 and x2
uint32_t c = (uint32_t)(x1 ^ x2); uint32_t c = (uint32_t)(x1 ^ x2);
@ -218,7 +217,7 @@ int srslte_sequence_set_LTE_pr(srslte_sequence_t* q, uint32_t len, uint32_t seed
return SRSLTE_ERROR; return SRSLTE_ERROR;
} }
sequence_gen_LTE_pr_memless(q->c, len, seed); sequence_gen_LTE_pr(q->c, len, seed);
return SRSLTE_SUCCESS; return SRSLTE_SUCCESS;
} }
@ -235,7 +234,8 @@ sequence_generate_signed(const uint8_t* c_unpacked, int8_t* c_char, int16_t* c_s
__m128i* sse_c_short = (__m128i*)c_short; __m128i* sse_c_short = (__m128i*)c_short;
float* sse_c_float = c_float; float* sse_c_float = c_float;
for (; i < ((int)len) - 15; i += 16) { if (len >= 16) {
for (; i < len - 15; i += 16) {
// Get bit mask // Get bit mask
__m128i m8 = _mm_cmpgt_epi8(_mm_load_si128(sse_c), _mm_set1_epi8(0)); __m128i m8 = _mm_cmpgt_epi8(_mm_load_si128(sse_c), _mm_set1_epi8(0));
sse_c++; sse_c++;
@ -272,6 +272,7 @@ sequence_generate_signed(const uint8_t* c_unpacked, int8_t* c_char, int16_t* c_s
_mm_store_ps(sse_c_float, _mm_blendv_ps(fp, fn, (__m128)m32_4)); _mm_store_ps(sse_c_float, _mm_blendv_ps(fp, fn, (__m128)m32_4));
sse_c_float += 4; sse_c_float += 4;
} }
}
#endif /* LV_HAVE_SSE */ #endif /* LV_HAVE_SSE */
for (; i < len; i++) { for (; i < len; i++) {

Write Preview
Loading…
Cancel
Save