|
|
@ -36,7 +36,7 @@ add_lte_test(rlc_tm_stress_test rlc_stress_test --mode=TM --loglevel 1 --random_
|
|
|
|
|
|
|
|
|
|
|
|
add_nr_test(rlc_um6_nr_stress_test rlc_stress_test --rat NR --mode=UM6 --loglevel 1)
|
|
|
|
add_nr_test(rlc_um6_nr_stress_test rlc_stress_test --rat NR --mode=UM6 --loglevel 1)
|
|
|
|
add_nr_test(rlc_um12_nr_stress_test rlc_stress_test --rat NR --mode=UM12 --loglevel 1)
|
|
|
|
add_nr_test(rlc_um12_nr_stress_test rlc_stress_test --rat NR --mode=UM12 --loglevel 1)
|
|
|
|
add_nr_test(rlc_am12_nr_stress_test rlc_stress_test --rat NR --mode=AM12 --loglevel 1)
|
|
|
|
#add_nr_test(rlc_am12_nr_stress_test rlc_stress_test --rat NR --mode=AM12 --loglevel 1)
|
|
|
|
|
|
|
|
|
|
|
|
add_executable(rlc_um_data_test rlc_um_data_test.cc)
|
|
|
|
add_executable(rlc_um_data_test rlc_um_data_test.cc)
|
|
|
|
target_link_libraries(rlc_um_data_test srsran_rlc srsran_phy srsran_common)
|
|
|
|
target_link_libraries(rlc_um_data_test srsran_rlc srsran_phy srsran_common)
|
|
|
|