|
|
@ -197,17 +197,6 @@ void srslte_ue_dl_nr_estimate_fft(srslte_ue_dl_nr_t* q, const srslte_slot_cfg_t*
|
|
|
|
srslte_ofdm_rx_sf(&q->fft[i]);
|
|
|
|
srslte_ofdm_rx_sf(&q->fft[i]);
|
|
|
|
}
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
// Temporary symbol phase shift
|
|
|
|
|
|
|
|
uint32_t nof_re = SRSLTE_NRE * q->carrier.nof_prb;
|
|
|
|
|
|
|
|
for (uint32_t i = 0; i < 2; i++) {
|
|
|
|
|
|
|
|
for (uint32_t j = 0; j < 7; j++) {
|
|
|
|
|
|
|
|
srslte_vec_sc_prod_ccc(&q->sf_symbols[0][(i * 7 + j) * nof_re],
|
|
|
|
|
|
|
|
cexpf(-I * (11.0f * j - 2.0f) * M_PI / 16),
|
|
|
|
|
|
|
|
&q->sf_symbols[0][(i * 7 + j) * nof_re],
|
|
|
|
|
|
|
|
nof_re);
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
}
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
|
// Estimate PDCCH channel for every configured CORESET
|
|
|
|
// Estimate PDCCH channel for every configured CORESET
|
|
|
|
for (uint32_t i = 0; i < SRSLTE_UE_DL_NR_MAX_NOF_CORESET; i++) {
|
|
|
|
for (uint32_t i = 0; i < SRSLTE_UE_DL_NR_MAX_NOF_CORESET; i++) {
|
|
|
|
if (q->cfg.coreset_present[i]) {
|
|
|
|
if (q->cfg.coreset_present[i]) {
|
|
|
|