|
|
|
@ -27,11 +27,11 @@ target_link_libraries(rlc_am_control_test srslte_upper srslte_phy)
|
|
|
|
|
add_test(rlc_am_control_test rlc_am_control_test)
|
|
|
|
|
|
|
|
|
|
add_executable(rlc_am_test rlc_am_test.cc)
|
|
|
|
|
target_link_libraries(rlc_am_test srslte_upper srslte_phy srslte_common rrc_asn1)
|
|
|
|
|
target_link_libraries(rlc_am_test srslte_upper srslte_phy srslte_common)
|
|
|
|
|
add_test(rlc_am_test rlc_am_test)
|
|
|
|
|
|
|
|
|
|
add_executable(rlc_stress_test rlc_stress_test.cc)
|
|
|
|
|
target_link_libraries(rlc_stress_test srslte_upper srslte_phy srslte_common rrc_asn1 ${Boost_LIBRARIES})
|
|
|
|
|
target_link_libraries(rlc_stress_test srslte_upper srslte_phy srslte_common ${Boost_LIBRARIES})
|
|
|
|
|
add_test(rlc_am_stress_test rlc_stress_test --mode=AM --loglevel 1 --sdu_gen_delay 250)
|
|
|
|
|
add_test(rlc_um_stress_test rlc_stress_test --mode=UM --loglevel 1)
|
|
|
|
|
add_test(rlc_tm_stress_test rlc_stress_test --mode=TM --loglevel 1 --random_opp=false)
|
|
|
|
@ -44,7 +44,7 @@ target_link_libraries(rlc_um_data_test srslte_upper srslte_phy srslte_common)
|
|
|
|
|
add_test(rlc_um_data_test rlc_um_data_test)
|
|
|
|
|
|
|
|
|
|
add_executable(rlc_um_test rlc_um_test.cc)
|
|
|
|
|
target_link_libraries(rlc_um_test srslte_upper srslte_phy rrc_asn1)
|
|
|
|
|
target_link_libraries(rlc_um_test srslte_upper srslte_phy)
|
|
|
|
|
add_test(rlc_um_test rlc_um_test)
|
|
|
|
|
|
|
|
|
|
########################################################################
|
|
|
|
|